Regviz

Silicon Labs /EFM32PG22C200F64IM32 /CMU_NS /CALCTRL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CALCTRL

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/EFR32BG22C224F512GM32/CMU_S/CALCTRL#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0CALTOP0 (CONT)CONT 0 (DISABLED)UPSEL0 (DISABLED)DOWNSEL

DOWNSEL=DISABLED, UPSEL=DISABLED

Description

No Description

Fields

CALTOP

Calibration Counter Top Value
CONT

Continuous Calibration
UPSEL

Calibration Up-counter Select

0 (DISABLED): Up-counter is not clocked

1 (PRS): PRS CMU_CALUP consumer is clocking up-counter

2 (HFXO): HFXO is clocking up-counter

3 (LFXO): LFXO is clocking up-counter

4 (HFRCODPLL): HFRCODPLL is clocking up-counter

8 (FSRCO): FSRCO is clocking up-counter

9 (LFRCO): LFRCO is clocking up-counter

10 (ULFRCO): ULFRCO is clocking up-counter
DOWNSEL

Calibration Down-counter Select

0 (DISABLED): Down-counter is not clocked

1 (HCLK): HCLK is clocking down-counter

2 (PRS): PRS CMU_CALDN consumer is clocking down-counter

3 (HFXO): HFXO is clocking down-counter

4 (LFXO): LFXO is clocking down-counter

5 (HFRCODPLL): HFRCODPLL is clocking down-counter

9 (FSRCO): FSRCO is clocking down-counter

10 (LFRCO): LFRCO is clocking down-counter

11 (ULFRCO): ULFRCO is clocking down-counter

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data